1	(D) REMARKS, including DRAWING AMENDMENTS, if any		
2	The issue is whether under Sec. 103 the Alter invention is obvious in view of U.S. Pat. No.		
3	6,734,093 (Sabin et al.) combined with U.S. Pat. No. 6,255,737 (Hashimoto).		
4	The law is clear. In Ex parte Levengood, 28 USPQ2d 1300, the Board of Patent Appeals and		
5	Interferences stated (emphases added):		
6	"In order to establish a prima facie case of obviousness, it is necessary for the examiner		
7	to present evidence, preferably in the form of some teaching, suggestion, incentive or		
8	inference in the applied prior art, or in the form of generally available knowledge, that		
9	one having ordinary skill in the art would have been led to combine the relevant teaching		
10	of the applied references in the proposed manner to arrive at the claimed invention."		
11	Applicant Alter has defined and claimed specifically "wafer-level packaging including an		
12	electrically conductive material beam" Claim 1. Alter in his Background section clearly		
13	describes known manner "wafer-level packaging" (WLP) and sets his intentions at "further		
14	discoveries in this regard." (Page -4-, line 9-10). More specifically, Alter is providing for		
15	"integration of WLP bump-out beans into IC [integrated circuit] device elements." (Page -5-,		
16	lines 5-6; claims 1-11).		
17	The allegations of the Action, and the cited references alone or in combination, fail to meet any		
18	of the criteria as described in <u>Levengood</u> for the following reasons.		
19	The Action, at page 4, starting at line 3, alleges,		
20	"Sabin et al. teach forming an active circuit beneath a metallization structure including		

bonding pad metal layer/CMB [conductive beam material]...".

21

1	First,	Sabin provides no evidence for the propositions asserted in the Action. The Office admits	
2	that there is no "integration of WLP bump-out beams into IC device elements." See Alter		
3	claim language, supra. The latter reference in the allegation to conductive beam material		
4	"CMB"	is an extrapolation; it is not anywhere to be disclosed by, nor even remotely suggested	
5	by Sat	oin et al. themselves. In their own words, Sabin et al. only describe:	
6		"The present invention provides a bonding pad structure for integrated circuit devices	
7		which allows the active circuits to be placed under bonding pads of the device without	
8		affecting the performance of the active circuits." Abstract (emphases added);	
9		"design of a bonding pad structure" Col. 1, II. 7-8.	
10	The p	roblem and purpose, again described in Sabin et al. own words is,	
11		"so that the bonding pad may be subjected to thermal and mechanical stresses without	
12		damaging the underlying active circuits." Abstract (emphasis added);"	
13	and		
14		"The present invention enables a reduction in the chip area and eliminates the parasitic	
15		resistance due to long interconnection wires between bonding pads and active regions."	
16		Abstract (emphasis added);"	
17	and		
18		"Bonding pads are generally not located above the active circuits in order to protect the	
19		active circuit elements during bonding processes." Col. 1, II. 27-29;	
20	and		

1	"desirable to place active circuits beneath the bonding pads." Col. 1, II. 30-31;		
2	"Therefore, what is needed is a method for fabricating a bonding pad structure which		
3	allows the placement of active circuits beneath a bonding pad, without damaging or		
4	otherwise affecting the performance of the active circuits," Col. 1, II. 45-48.		
5	Sabin goes on to describe an "underlying structure over which a bonding pad may be formed."		
6	Col. 2, II. 37-38.		
7	Thus, even a cursory referral to Sabin et al. proves by its own words that it is neither directed to		
8	the same problem nor the same purpose as Alter and that, more over, they never considered		
9	"wafer-level packaging" structures nor methods at all. There are many other such admissions		
0	by Sabin et al. proving its irrelevancy and its failure as "evidence" against the present		
1	application; if not withdrawn, applicant reserves the right to argue with respect to those		
12	passages also.		
13	The Action goes on to state that,		
14	"Furthermore, the metallization structure includes a conventional capacitor structure		
15	having the bonding pad metal layer/first plate and a metal layer/second plate separated		
16	by a dielectric layer [Sabin et al. citation]." Page 4, first full para., last sentence.		
17	Yet, in Sabin et al.'s own words they are describing:		
18	"the underlying structure over which a bonding pad may be formed. ***helps absorb		
19	compressive stress and insulates from thermal stress during the bonding process." Col.		
20	2, II. 37, 53-55 (emphasis added).		

	•
1	In other words, in Sabin et al.'s own words there is no such alleged "conventional capacitor
2	structure" at all. This is a blatant redefinition of the actual teaching of Sabin et al. to meet the
3	argument propounded in the Action.
4	Clearly, given the actual description in Sabin et al.'s own words, the only reason for considering
5	Sabin et al. at all is to try to build something to defeat the present application given Alter's
6	teachings. This is not appropriate. Hindsight reasoning using the invention for which a patent is
7	sought as a template is impermissible. <u>Texas Instruments, Inc. v. ITC</u> , 26 USPQ2d 1018 (CA
8	FC 1993).
9	Sabin et al. by its own words fails to stand for propositions asserted to bolster the Action's
10	arguments. No reference combined with it can thus support an overall allegation. It is therefore
11	requested that the rejections be withdrawn on this ground.
12	Moreover, in order to further prosecution, applicant also notes that the combination of Sabin et
13	al. with Hashimoto relied upon by the Office similarly fails to teach, motivate or suggest the Alter
14	invention. The combination fails for the following reasons.
15	Hashimoto is concerned with chip size packing, acknowledging it to be known in the art (Col. 1,
16	II. 14 -18) as does Alter (see Background). Hashimoto's problem and purpose is clearly defined
17	in his own words,
18	"apart from the stress absorbing layer, thermal stress can be effectively absorbed."
19	Col. 1, II. 34-35."

Hashimoto goes on throughout the patent in his own words describing methods and structures

to the thermal stress problem. Again, this has nothing to do with the invention described and

20

21

22

claimed by Alter.

In fact, for the purpose of argument, even had Sabin et al. stood for the propositions asserted by the Action, the combination of Sabin et al. with Hashimoto via their own direct words would lead logically to:

a dual level bonding pad with active elements beneath them also having bump out wafer-level packaging with improved thermal stress resistance.

This prima facie is not the invention described nor claimed by Alter.

7 The combination of Sabin et al. and Hashimoto failing to stand for the propositions asserted, it is again respectfully requested that the rejections be withdrawn.

SUMMARY AND CONCLUSIONS

1

2

4

5

6

9

10

11

12

13

14

15

16

17

Alter teaches in claims (1-11, Group I as elected), novel, non-obvious uses and improvements for wafer-level packaging and active IC components integrated directly into elements of the wafer-level packaging. The references cited are irrelevant and immaterial to all Alter's claims. Based upon the foregoing, it is submitted that the application now presents claims which are directed to novel, unobvious and distinct features of the present invention which are an advancement to the state of the art. Reconsideration and early allowance of all claims is respectfully requested. The right is expressly reserved to reassert any and all arguments, including the raising of new arguments, should a Notice of Allowance not be forthcoming.

Questions or suggestions that will advance the case to allowance may be directed to the 1 undersigned by teleconference at the Examiner's convenience. 2 Date: SEPT. 8, 2004 Respectfully submitted, 3 MICREL, Incorporated 4 5 Eugene H. Valet 6 Attorney Reg. No. 31435 7 425- 672-3147 Л Fax 425-640-0525 8 Eugene H. Valet 9 Valet.Patents@verizon.net 10 314 10th Ave. South 11 Edmonds WA 98020 12